


[Web](#) [Images](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▼



[Sign in](#)

simulation memory register verification instruction execution order dependencies

Search

[Advanced Search](#)

[Preferences](#)



Web Results 1 - 10 of about 80,400 for simulation memory register verification instruction execution order dependencies conflicts. (0.40 seconds)

1. Microprocessors and Microsystems : An effective out-of-order ...

Some of examples of coprocessor **instruction execution** are given in Section 4. out-of-order **execution** with data **dependency** checking, resource **conflict** ...

linkinghub.elsevier.com/retrieve/pii/S0141933103000231 - [Similar pages](#)
by CH Jeong - 2003 - [Cited by 1](#) - [Related articles](#) - [All 8 versions](#)

2. An SPU Reference Model for **Simulation**, Random Test Generation and ...

instruction simulator includes. **Memory/Register** dump. Breakpoint setting. Running program. Step **execution**. Show statistics such as number of **instructions** ...

ieeexplore.ieee.org/iel5/10626/33561/01594794.pdf - [Similar pages](#)

3. In-order issue out-of-order **execution** floating-point coprocessor ...

data **dependency** or resource **conflict** is found. Issued. **instructions** To implement this out-of-order **execution** control, the. **register** lock bits, pipeline ...

ieeexplore.ieee.org/iel5/7407/20118/00930119.pdf?arnumber=930119 - [Similar pages](#)
by K Seoul - 2001 - [Cited by 4](#) - [Related articles](#)
[More results from ieeexplore.ieee.org »](#)

4. Microprocessor **Verification** Using Efficient Decision Procedures ...

an update to a **register** or **memory** location by one **instruction** may not be detected by an must be stalled due to resource **conflicts** or data **dependencies**. ...

www.springerlink.com/index/K3L52W598JU6704E.pdf - [Similar pages](#)
by RE Bryant - [Cited by 4](#) - [Related articles](#) - [All 7 versions](#)

5. [PDF] Microprocessor **Verification** Using Efficient Decision Procedures ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

of **order execution**, **register** renaming, and many forms of caching [HP96]. **instructions** must be stalled due to resource **conflicts** or data **dependencies**. ...

www.cs.cmu.edu/~bryant/pubdir/tableaux99.pdf - [Similar pages](#)

by RE Bryant - [Cited by 4](#) - [Related articles](#) - [All 7 versions](#)

6. Parallel **execution** on the function-partitioned processor with ...

The arc represents the **dependency** concern-. ing the **order of execution** **instruction** between **register** and **memory**, and. (3) is the **instruction** for the ...

doi.wiley.com/10.1002/scj.4690220403 - [Similar pages](#)

7. **Simulation**/evaluation environment for a VLIW processor architecture

Aggressive in-**order** wide-issue **execution** leads to very long **instruction** word (VLIW) dealing with issues such as **register dependencies** and operation ...

www.research.ibm.com/journal/rd/413/moreno.html - 93k - [Cached](#) - [Similar pages](#)

by JH Moreno - 1997 - [Cited by 21](#) - [Related articles](#) - [All 6 versions](#)

8. [PDF] Architectural Specification, Exploration and **Simulation** Through ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

and only the Load and Store **instructions** can access **memory**, with respect to a base processor. (single-cycle, non-pipelined, in-**order execution** model) [13]. ...

www.unab.edu.co/editorialunab/revistas/rcc/pdfs/r32_art2_c.pdf - [Similar pages](#)

by M Ayala-Rincon - [Cited by 6](#) - [Related articles](#) - [All 10 versions](#)

9. A Practical Methodology for the Formal **Verification** of RISC Processors

In **order** to show that the sequential **execution** of each **instruction** is correctly cessor or to the contents of the data **memory**. Such data **dependencies** ...

www.ingentaconnect.com/content/klu/form/1998/00000013/00000002/00180577?crawler=true - [Similar pages](#)

by V GmbH - 1998 - [Related articles](#)

10. Developing the AMD-K5 Architecture

True operand **dependencies**, rather than program **instruction order**, largely determine The major blocks in the **execution** core are the **register** file, ...

doi.ieeecomputersociety.org/10.1109/40.491459 - [Similar pages](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

simulation memory register verification instruction execution order dependencies

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#) | [Try Google Experimental](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [Privacy](#) - [About Google](#)

Web Images Maps News Shopping Gmail more ▼



Sign in

simulation "reference model" compare memory file dump register

Search

Advanced Search

Preferences



Web

Results 1 - 10 of about 967 for simulation "reference model" compare memory file dump register. (0.12 seconds)

1. An SPU **Reference Model** for **Simulation**, Random Test Generation and ...

The **simulator** gets commands via. command prompt or command **files**. Commands for the. instruction **simulator** includes. **Memory/Register dump**. Breakpoint setting ...

ieeexplore.ieee.org/iel5/10626/33561/01594794.pdf - [Similar pages](#)

2. I'm Done Simulating; Now What? Verification Coverage Analysis and ...

Reference Model Comparison. **Register File** Trace **Compare**. 8%. **Memory** State **Compare** Fault **simulation** was not used for functional verification of the ...

ieeexplore.ieee.org/iel3/3826/11178/00545595.pdf?arnumber=545595 - [Similar pages](#)

by M Kantrowitz - 1996 - [Cited by 94](#) - [Related articles](#) - [All 5 versions](#)

[More results from ieeexplore.ieee.org »](#)

3. Postsilicon Validation Methodology for Microprocessors

Presilicon validation effort has predominantly used **simulation**, Both references generate **compare files** of the end-of-test **memory** image in a compatible ...

doi.ieeeecomputersociety.org/10.1109/54.895008 - [Similar pages](#)

by H Rotithor - 2000 - [Related articles](#)

4. [PDF] AVM Based Unified Verification Platform In SystemC

File Format: PDF/Adobe Acrobat - [View as HTML](#)

I/O. Other scripts were used to **compare** the **simulation** result against a golden this function can load content of a **file** to the **memory**. SAVE_MEM, ...

www.mentorg.com.cn/eletter/0701/pdf/AVM.pdf - [Similar pages](#)

5. [PDF] Feldstein SPARC-V9 **Simulator** Version 1.0 Software Requirements ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

1.9.6.1 Change contents of any **memory** address prior to **simulation** run ... Makes it possible to **dump** binary traces of internal signal activity to a **file** for ...

www.alanfeldstein.com/products/software/tss/Feldstein_SPARC-V9_Simulator_SRS.pdf - [Similar pages](#)

6. Accelerating system integration by enhancing hardware, firmware ...

At this time, a **dump** of all latch values is written to a **file** and used in all ... the corresponding engine, **register** #1 is updated in the **reference model**, ...

www.research.ibm.com/journal/rd/483/schubert.html - 70k - [Cached](#) - [Similar pages](#)

by KD Schubert - 2004 - [Cited by 5](#) - [Related articles](#) - [All 5 versions](#)

7. [PDF] Accelerated Verification of Digital Devices Using VHDL

File Format: PDF/Adobe Acrobat

simulation was stored as a reference **file**, and **files** resulting instructions between **register dumps**, errors might be masked ...

ftp://ftp.estec.esa.nl/pub/vhdl/doc/AccVHDL.pdf - [Similar pages](#)

by S Habinc - [Cited by 2](#) - [Related articles](#) - [All 2 versions](#)

8. [Chapter 16 SYMBOLIC MODEL CHECKING AND **SIMULATION** WITH TEMPORAL ...](#)

coverage or towards smaller **memory** footprint and faster runtime. behavior r . SystemC **simulation**. AG(c r). Trigger states.
dump file ...

www.springerlink.com/index/qk36r1u313752n44.pdf - [Similar pages](#)

by RJ Weiss - [Related articles](#) - [All 4 versions](#)

9. [Copyright 2007, by the Association for Computing Machinery, Inc ...](#)

... languages Optimization **Simulation** Verification B.5.3 Reliability and Segmentation** Storage hierarchies Swapping** Virtual
memory D.4.3 **File ...**

www.acm.org/about/class/ccs98.txt - 48k - [Cached](#) - [Similar pages](#)

10. [THE ACM COMPUTING CLASSIFICATION SYSTEM Copyright 1995 by ...](#)

... Data communications Open System Interconnection **reference model** (OSI) ... hierarchies Swapping Virtual **memory** D.4.3 **File**
Systems Management (E.5) Access ...

projects.csail.mit.edu/jacm/CR/1991/cr91.txt - 30k - [Cached](#) - [Similar pages](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

simulation "reference model" compare memory file dump register

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#) | [Try Google Experimental](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [Privacy](#) - [About Google](#)

[Web](#) [Images](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▼



[Sign in](#)

processor verification design "memory coherency"

Search

[Advanced Search](#)
[Preferences](#)



Web

Results 1 - 10 of about 561 for [processor verification design "memory coherency"](#). (0.10 seconds)

1. [A simulation-based approach to architectural **verification** of ...](#)

the **design** of the **processor** units. On the other hand. architectural **verification** allows. **verification** to be performed at the program level by observing ...

[ieeexplore.ieee.org/iel2/3317/9950/00472515.pdf](#) - [Similar pages](#)

by A Saha - [Cited by 7](#) - [Related articles](#) - [All 2 versions](#)

2. [Functional **design verification** for the PowerPC 601 microprocessor ...](#)

PPC601. were built. directly from. the. **processor. design.**. memory and and **memory coherency** monitors were designed and ...

[ieeexplore.ieee.org/iel2/947/7228/00292292.pdf?tp=&isnumber=&arnumber=292292](#) - [Similar pages](#)

[More results from ieeexplore.ieee.org ...](#)

3. [Hot Chips 2008: **Memory Coherency** Over Networks—Can that Possibly ...](#)

Any **processor** can restart any stalled task because of the coherent memory. ... Alas, my aged mental facilities and decrepit system-**design** skills are showing ...

[www.edn.com/blog/980000298/post/450032245.html](#) - [Similar pages](#)

4. [Functional **Verification** of a Multiple-issue, Out-of-Order ...](#)

exercising the **processor** to its **design** limits and thereby. exposing bugs that would not be readily detected using. simulation-based **verification** techniques. ...

[doi.ieeecomputersociety.org/10.1109/DAC.1998.10065](#) - [Similar pages](#)

by S Taylor - [Cited by 54](#) - [Related articles](#) - [All 14 versions](#)

5. [EETimes.com - New simulation capabilities advance SystemVerilog](#)

May 16, 2005 ... Another breakthrough, Agarwala said, is **memory coherency**. This avoids "collisions" in which multiple **design** blocks simultaneously write to ...

[www.eetimes.com/news/design/showArticle.jhtml?articleID=163101471](#) - 59k - [Cached](#) - [Similar pages](#)

6. [Just like being there: Papers from the Fall **Processor** Forum 2005 ...](#)

Dec 6, 2005 ... This Fall **Processor** Forum paper explores the customized IBM PowerPC ... and **verification** process throughout the **design** of the system. ...

[www-128.ibm.com/developerworks/power/library/pa-fptxbox/](#) - 51k - [Cached](#) - [Similar pages](#)

7. [Method and system for **verifying** execution order within a ...](#)

An important aspect of both the **design** and testing of multiprocessor data processing systems is **verification** of correct implementation of a selected memory ...

www.freepatentsonline.com/5692153.html - [Similar pages](#)

by N Malik - 1997 - [Cited by 3](#) - [Related articles](#) - [All 3 versions](#)

8. [\[PDF\] Product Engineer \[Job ID# M102\]](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Experience in **processor design** from a circuit level such as I/O interfaces, network protocols, **memory coherency**, bus. protocols and high speed serial ...

www.nacsa.com/archives/files/2006_job_fair/PASemi.pdf - [Similar pages](#)

9. [Technical Resume: Embedded Developer](#)

Dec 10, 2007 ... **verification** methodology. Maximized **processor** performance by writing ... The testbenches covered **memory coherency**, address translation, ...

www.devbistro.com/resumes/rgtgdgag - [Similar pages](#)

10. [\[PDF\] DDR Memory Systems at the Heart of Consumer Electronics](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

while maintaining relative priority and **memory coherency**. ... greater investment in **design** and **verification**. As the number of features grow, adding a ...

www.ocpip.org/pressroom/articles/Recently_Published_Articles/OCP-Denali-122006.pdf - [Similar pages](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

processor verification design "memory coherency"

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#) | [Try Google Experimental](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [Privacy](#) - [About Google](#)

[Web](#) [Images](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▼



[Sign in](#)

processor verification design "memory consistency"

Search

[Advanced Search](#)
[Preferences](#)



Web

Results 1 - 10 of about 1,710 for **processor verification design "memory consistency"**. (0.32 seconds)

1. [LNCS 4144 - Fast and Generalized Polynomial Time **Memory** ...](#)

Verifying processor execution against its stated **memory consistency** model is an im-. portant problem in both **design** and silicon system **verification**. ...

[www.springerlink.com/index/922p1q12637m6722.pdf](#) - [Similar pages](#)

by A Roy - [Cited by 1](#) - [Related articles](#) - [All 4 versions](#)

2. [Sudheendra Hangal's home page](#)

Sun's **Processor** Roadmap, TSOtool, DIDUCE, IODINE, **Verifying Memory Consistency**, Dynamic Analysis (coming soon). Pet Peeves and what's cool: ...

[xenon.stanford.edu/~hangal/](#) - 10k - [Cached](#) - [Similar pages](#)

3. [Generating Concurrent Test-Programs with Collisions for Multi ...](#)

Generating concurrent testprograms with collisions for multi-**processor verification**. In IEEE International High Level **Design** Validation and Test Workshop, ...

[citeseer.ist.psu.edu/550942.html](#) - 22k - [Cached](#) - [Similar pages](#)

by A Adir - 2002 - [All 2 versions](#)

4. [\[PPT\] Dynamic **Verification** of **Memory Consistency** in Cache Coherent ...](#)

File Format: Microsoft Powerpoint - [View as HTML](#)

Orthogonal to static **verification**. Detects **design** bugs, not operating errors. What invariant can be used for **verification**? **Memory Consistency** ...

[www.cs.duke.edu/~albert/publications//ppt/meixner:dvmc:dsn:2006.ppt](#) - [Similar pages](#)

5. [\[PDF\] Shared **memory consistency** protocol **verification** against weak ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

protocol **processor**. In [22, 23], shared **memory consistency** models are described. in an operational style. In [6], sequential consistency **verification**, ...

[www.cs.utah.edu/formal_verification/papers/cav02paper.pdf](#) - [Similar pages](#)

by P Chatterjee - [Cited by 11](#) - [Related articles](#) - [All 6 versions](#)

6. [On the Decidability of Shared **Memory Consistency Verification**](#)

processor, also known as the program order. On the other Formal **design** and **verification**. methods for shared memory systems. PhD thesis, Uni- ...

[ieeexplore.ieee.org/iel5/9956/32009/01487915.pdf](#) - [Similar pages](#)

by A Sezgin - 2005 - [Cited by 1](#) - [Related articles](#) - [All 6 versions](#)

7. What is Itanium **Memory Consistency** from the Programmer's Point of ...

A formal specification of the intel itanium **processor** family memory ordering. ... Hardware **Design** and **Verification** Methods (CHARME03), pages 81--95, 2003 ...
portal.acm.org/citation.cfm?id=1268149 - [Similar pages](#)
by L Higham - 2007 - [Related articles](#) - [All 2 versions](#)

8. [PPT] **Dynamic Verification** of Sequential Consistency

File Format: Microsoft Powerpoint - [View as HTML](#)
Verifying memory consistency = **Verifying** correctness of the memory system ... Trivially observed on in-order **processor** with coherent caches ...
pages.cs.wisc.edu/~isca2005/slides/08A-01.PPT - [Similar pages](#)

9. [PDF] A General Framework for Dynamic **Verification** of **Memory Consistency** ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)
Dynamic **Verification** of **Memory Consistency** in Cache-Coherent Checker **Processor Design**. In Proc. of the 33rd Annual ...
www.ee.duke.edu/~sorin/papers/dsn06_dvmc.pdf - [Similar pages](#)
by A Meixner - [Cited by 8](#) - [Related articles](#) - [All 7 versions](#)

10. [PPT] Some Challenges in Parallel and Distributed Hardware **Design** and ...

File Format: Microsoft Powerpoint - [View as HTML](#)
Some Challenges in Shared Memory **Processor Design**. and SMP / Distributed Programming ... Small configuration **verification** of Shared **Memory Consistency** ...
www.csl.sri.com/users/shankar/VGC05/ganesh.ppt - [Similar pages](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

processor verification design "memory consistency"

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#) | [Try Google Experimental](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [Privacy](#) - [About Google](#)

Web Images Maps News Shopping Gmail more ▼



Sign in

processor verification design "memory consistency" repetitive

Search

Advanced Search

Preferences



Web

Results 1 - 10 of about 78 for **processor verification design "memory consistency" repetitive**. (0.10 seconds)

1. [First Silicon Functional Validation and Debug of Multicore ...](#)

lisions for multi-**processor verification**," in Proc. IEEE Int. High Level. **Design** Validation Test Workshop, 2002, pp. 27–29. ...
ieeexplore.ieee.org/iel5/92/4212135/04212145.pdf?isnumber=4212135&prod=JNL&arnumber=4212145&a... - [Similar pages](#)

2. [Formal Automatic **Verification** of Cache Coherence in ...](#)

In every step of a state-based **verification** model, any **processor** can issue a load or a and **verification**, with a focus on **memory consistency** models, ...

doi.ieeecomputersociety.org/10.1109/71.879780 - [Similar pages](#)
 by F Pong - 2000 - [Cited by 8](#) - [Related articles](#) - [All 13 versions](#)

3. <http://www.cs.columbia.edu/resources/video/2007/spring>

Because of this **processor**/memory performance gap -- often called the memory ... memory system **design** paradigm where hardware mechanisms observe **repetitive** ...

www.cs.columbia.edu/resources/video/2007/spring - 39k - [Cached](#) - [Similar pages](#)

4. [UT-Austin Computer Architecture Seminar Schedule Abstracts](#)

He recently published the book "Modern **Processor Design**: Fundamentals of Superscalar can bridge the performance gap among **memory consistency** models. ...

www.cs.utexas.edu/users/cart/arch/fall05/abstracts.html - 34k - [Cached](#) - [Similar pages](#)

5. [Parallel Computing : Performance analysis of the simultaneous ...](#)

Their performance depends on how restrictive the **memory consistency** model is. low **design verification** effort and allow boundary optimization. ...

linkinghub.elsevier.com/retrieve/pii/S0167819101000710 - [Similar pages](#)
 by C Katsinis - 2001 - [Cited by 29](#) - [Related articles](#) - [All 4 versions](#)

6. [\[PDF\] Formal Automatic **Verification** of Cache Coherence in ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

based **verification** model, any **processor** can issue a load or a store unless it enough to apply to other protocols under relaxed **memory consistency** mod- ...

www.hpl.hp.com/techreports/2000/HPL-2000-33.pdf - [Similar pages](#)
 by F Pong - [Cited by 8](#) - [Related articles](#) - [All 13 versions](#)

7. [\[PDF\] Conditional Memory Ordering](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

however the cost of buffering and speculation **verification**. hardware can be prohibitively expensive. We present the **design** of a combined hardware/software ...

www.research.ibm.com/people/p/praun/isca06.pdf - [Similar pages](#)
 by C von Praun - [Cited by 5](#) - [Related articles](#) - [All 8 versions](#)

8. [DOC] [Introduction to Programming Languages through C](#)

File Format: Microsoft Word - [View as HTML](#)

Issues in Branch performance, Synchronization in Multiprocessing, High Performance **Processor Design** Issues: Pipeline **design**, Memory system **design**, ...

www.bhu.ac.in/ComputerScience/MCAMScSyllabus.doc - [Similar pages](#)

9. [Subsettable top level cache - Patent 6092153](#)

4713755, Cache **memory consistency** control with explicit software The **processor** specifies the pack number when it reads or writes a cache resident pack. ...

www.freepatentsonline.com/6092153.html - [Similar pages](#)

by SE Lass - 2000 - [Cited by 4](#) - [Related articles](#) - [All 3 versions](#)

10. [PDF] [The Wisconsin Wind Tunnel Project: An Annotated Bibliography](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Multiprocessors should support simple **memory consistency** models. product groups to spend much more effort in **verification** than in **design**. ...

<ftp://ftp.cs.wisc.edu/wwt/annobib.pdf> - [Similar pages](#)

by MD Hill - [Cited by 4](#) - [Related articles](#) - [All 5 versions](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [Next](#)

processor verification design "memory consistency" repetitive

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#) | [Try Google Experimental](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [Privacy](#) - [About Google](#)



[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

processor verification instruction memory "non

2000

Search

[Advanced Scholar Search](#)

[Scholar Preferences](#)

[Scholar Help](#)

Scholar **All articles** - **Recent articles** Results 1 - 10 of about 56 for processor verification instruction memory "non unique". (0.34 seconds)

Multiway Decision Graphs for Automated Hardware Verification - *concordia.ca [PS]

F Corella, Z Zhou, X Song, M Langevin, E Cerny - Formal Methods in System Design, 1997 - Springer

... that ROBDD-based **verification** methods often take too long, or run out of **memory**,
when applied to ... In this case the CPU time needed for **verification** is of ...

[Cited by 118](#) - [Related articles](#) - [Web Search](#) - [Library Search](#) - [BL Direct](#) - [All 8 versions](#)

Source verification method.

WAL Johnson, AD Henderson Jr - EP Patent 0,635,969, 1995 - freepatentsonline.com

... ways on various machines to perform source **verification**. ... 492, CPU 470 executes SV
image **instructions** 486 to ... sameness criterion 496 is met, CPU completes this ...

[Web Search](#) - [All 3 versions](#)

Source verification using images

WAL Johnson, DA Henderson Jr - US Patent 5,859,935, 1999 - freepatentsonline.com

... ways on various machines to perform source **verification**. ... 492, CPU 470 executes SV
image **instructions** 486 to ... sameness criterion 496 is met, CPU completes this ...

[Cited by 2](#) - [Related articles](#) - [Web Search](#) - [All 4 versions](#)

State table generating system

P Wickline, RA LaPlante, SE Good - US Patent 5,933,633, 1999 - freepatentsonline.com

... of generating the state table for **verification** purposes, and ... stores and/or retrieves
the programmed **instructions** and/or ... or reside on a remote **processor** that is ...

[Cited by 1](#) - [Related articles](#) - [Web Search](#) - [All 3 versions](#)

Method and apparatus for securing access to a computer facility

JR Michener - US Patent 4,802,217, 1989 - Google Patents

... tern preferably includes an enciphered **instruction** to 15 security unit. ... computer
system for **verification**. ... CPU (ie, microprocessor) and a standard "smart" ...

[Cited by 21](#) - [Related articles](#) - [Web Search](#) - [All 3 versions](#)

Cable television radio frequency data processor

JC McMullan Jr, DJ Hoder, DR Huntley - US Patent 5,142,690, 1992 - freepatentsonline.com

... Security apparatus with alarm search and **verification** capability. ... when to transmit
(based on **instructions** sent from the ... The RF IPPV **Processor** and System Manager ...

[Cited by 24](#) - [Related articles](#) - [Web Search](#) - [All 6 versions](#)

Memory management and protection system for virtual **memory** in computer system

H Nozue, M Saito, K Maeda, S Asano, T Okamoto, S ... - US Patent 5,890,189, 1999 - [freepatentsonline.com](#)

... 395/800, High-performance multi-**processor** having floating ... each program, when the
cache **verification** means fails ... is capable of executing an **instruction** for any ...

[Cited by 19](#) - [Related articles](#) - [Web Search](#) - [All 6 versions](#)

Counting on computers in DSP education

WJ Ebel, N Younan - Signal Processing Magazine, IEEE, 1995 - [ieeexplore.ieee.org](#)

... must shift toward more hands-on, design-oriented **instruction**. ... Increasing the amount
of **memory** is also available ... is a symbolic and numeric **processor** that also ...

[Cited by 6](#) - [Related articles](#) - [Web Search](#)

Methods, apparatus and computer program products for determining equivalencies between integrated ...

GB Lipton - US Patent 6,009,252, 1999 - [freepatentsonline.com](#)

... **memory** that can direct a **processor** or other ... the specified functions and program
instruction means for ... control of the post-layout **verification** system can be ...

[Cited by 10](#) - [Related articles](#) - [Web Search](#) - [All 3 versions](#)

[BOOK] Computational Techniques for Fluid Dynamics

CAJ Fletcher - 1991 - [books.google.com](#)

... skills without the benefit of for- mal **instruction**. ... schedule before any wind-tunnel
verification was undertaken. ... N h , for which the vector **processor** has the ...

[Cited by 818](#) - [Related articles](#) - [Web Search](#) - [Library Search](#) - [All 3 versions](#)

Key authors: [F Corella](#) - [C Fletcher](#) - [J Bauer](#) - [A Bodge](#) - [S Huberman](#)

Go^oo^oo^oo^oo^ole 

Result Page: 1 2 3 4 5 6 [Next](#)

processor verification instruction me

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2008 Google


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

processor verification memory register value "r

- 2000

Search

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)
Scholar [All articles](#) - [Recent articles](#) Results 1 - 10 of about 31 for **processor verification memory register value "non unique"**. (0.21 seconds)

Efficient Modeling of **Memory** Arrays in Symbolic Ternary Simulation - *cmu.edu (PDF)

MN Velev, RE Bryant - LECTURE NOTES IN COMPUTER SCIENCE, 1998 - Springer

 ... a conserva- tive approximation of the replaced **memory** array. ... the EMM in STE enabled the **verification** of the ... path with a significantly larger **register** file than ...

[Cited by 15](#) - [Related articles](#) - [Web Search](#) - [Library Search](#) - [BL Direct](#) - [All 10 versions](#)

Vital processing system adapted for the continuous **verification** of vital outputs from a railway ...

DB Rutherford Jr - US Patent 4,740,972, 1988 - freepatentsonline.com

 ... It will be apparent that the RAM is used ... **values** are presented to the vital **processor** CPU they are ... The **verification** and evaluation operations are described in ...

[Cited by 8](#) - [Related articles](#) - [Web Search](#) - [All 4 versions](#)

Multiway Decision Graphs for Automated Hardware **Verification** - *concordia.ca (PS)

F Corella, Z Zhou, X Song, M Langevin, E Cerny - Formal Methods in System Design, 1997 - Springer

 ... that ROBDD-based **verification** methods often take too long, or run out of **memory**, when applied to ... In this case the CPU time needed for **verification** is of ...

[Cited by 117](#) - [Related articles](#) - [Web Search](#) - [Library Search](#) - [BL Direct](#) - [All 8 versions](#)

Method and apparatus for securing access to a computer facility

JR Michener - US Patent 4,802,217, 1989 - Google Patents

 ... computer system for **verification**. The security unit ... must have a non-volatile and inaccessible **memory**, a ... CPU (ie, microprocessor) and a standard "smart" ...

[Cited by 21](#) - [Related articles](#) - [Web Search](#) - [All 3 versions](#)

[BOOK] Distributed Algorithms

NA Lynch - 1996 - books.google.com

 ... 23.4 Modelling Shared **Memory** and Network Systems 768 23.4.1 Shared **Memory** Systems

 768 ... Synchrony 773 24.1 The Problem 773 24.2 A Single-**Register** Algorithm 774 ...

[Cited by 2247](#) - [Related articles](#) - [Web Search](#) - [Library Search](#) - [All 5 versions](#)

Local area network bridge

MJ Leone - US Patent 4,922,503, 1990 - freepatentsonline.com

 ... circuit 109, which receives a **processor** clock input ... in order to provide a statistical

verification of the ... stored and located in global **memory**, how abbreviated ...

[Cited by 52](#) - [Related articles](#) - [Web Search](#) - [All 2 versions](#)

Cable television radio frequency data **processor**

JC McMullan Jr, DJ Hoder, DR Huntley - US Patent 5,142,690, 1992 - freepatentsonline.com

... Security apparatus with alarm search and **verification** capability. ... control unit of the RF-IPPV **processor** also sorts ... be deleted from the RF-IPPV module **memory**. ...

[Cited by 24](#) - [Related articles](#) - [Web Search](#) - [All 8 versions](#)

[CITATION] COMMERCE ELECTRONIQUE PAR RESEAU DE TRANSACTIONS

INC QPASS, M COCKRILL, W BRYANT, D FRANKLIN, M ... - WO Patent 33,221, 2000

[Web Search](#)

Memory management and protection system for virtual **memory** in computer system

H Nozue, M Saito, K Maeda, S Asano, T Okamoto, S ... - US Patent 5,890,189, 1999 - freepatentsonline.com

... of a special instruction on a **processor** side, an ... the address table entries, when the **verification** means verifies ... space realized by the **memory** protection device ...

[Cited by 19](#) - [Related articles](#) - [Web Search](#) - [All 6 versions](#)

Tokenless biometric electronic financial transactions via a third party identifier

PD Lapsley, JA Lee, DF Pare, N Hoffman - US Patent App. 09/731,536, 2000 - Google Patents

... IDENTIFIER TO FINANCIAL TRANSACTION **PROCESSOR** 806 TRANSACTION ... because the comparison and **verification** process is ... any personalized man-made **memory** tokens such ...

[Related articles](#) - [Web Search](#) - [All 6 versions](#)

Key authors: [J McMullan](#) - [D Hoder](#) - [D Huntley](#) - [D Naddor](#) - [R Beyers](#)

Gooogle ►

Result Page: [1](#) [2](#) [3](#) [4](#) [Next](#)

processor verification memory regist Search

[Google Home](#) - [About Google](#) - [About Google Scholar](#)


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)

Scholar All articles - Recent articles Results 1 - 10 of about 40 for processor verification simulation memory-access "reference model" (0.30 seconds)

A methodology for the verification of a "system on chip" - (PDF) •sigda.org

D Geist, G Biran, T Arons, M Slavkin, Y Nustov, M ... - Proceedings of the 36th ACM/IEEE conference on Design ..., 1999 - portal.acm.org
 ... on automatic generation of testcases and automatic checking of **simulation** results,
 similar to methods used in **processor** and system **verification**[1, 2 ...

[Cited by 22](#) - [Related articles](#) - [Web Search](#) - [BL Direct](#) - [All 16 versions](#)

Realization of a programmable parallel DSP for high performance image processing applications - (PDF) •acm.org

JP Wittenburg, W Hinrichs, J Kneip, M Ohmacht, M ... - Annual ACM IEEE Design Automation Conference: Proceedings of ..., 1998 - doi.ieeecomputersociety.org
 ... Data from cycle true **simulation** of assembler coded programs ... al- gorithm cores on
 the C++ **processor** model already ... important part of the later **verification** on RTL ...

[Cited by 12](#) - [Related articles](#) - [Web Search](#) - [BL Direct](#) - [All 11 versions](#)

Verification of instruction and data fetch resources in a functional model of a speculative out-of ...

GS Averill - US Patent 5,805,470, 1998 - freepatentsonline.com
 ... devices connected to it except for **processor** 100 ... reduces the amount of total **simulation**
 time required ... In addition, real-time **verification** reduces the amount of ...

[Cited by 10](#) - [Related articles](#) - [Web Search](#) - [All 3 versions](#)

[BOOK] Performance and Functional Verification of Microprocessors - (PS) •ibm.com

P Bose, JA Abraham - 1999 - IBM TJ Watson Research Center
 ... and J. Edmondson, "Performance **simulation** of an ... towards an integrated **processor**
 validation methodology ... on microprocessor testing and **verification**,Sept./Ott. ...

[Cited by 6](#) - [Related articles](#) - [Web Search](#) - [Library Search](#) - [All 6 versions](#)

RAPTOR: a single chip multiprocessor

SW Lee, YS Song, SW Kim, HC Oh, WJ Hahn - ASICs, 1999. AP-ASIC'99. The First IEEE Asia Pacific ..., 1999 - ieeeexplore.ieee.org
 ... This **simulation** environment allows the **verification** stimuli to ... the pseudorandom test
 based **verification** method with ... of implementing the **processor** with current ...

[Cited by 8](#) - [Related articles](#) - [Web Search](#) - [All 3 versions](#)

Speculative execution of test patterns in a random test generator

D Weir, RC Brockmann - US Patent 5,729,554, 1998 - freepatentsonline.com
 ... test generator 2 and can be used in the **verification** of a complex design such as
 a CPU. ... the current behavioral model state to the pre-**simulation** state in ...

[Cited by 15](#) - [Related articles](#) - [Web Search](#) - [All 3 versions](#)

Verification of accesses in a functional model of a speculative out-of-order computer system

GS Averill - US Patent 5,815,688, 1998 - Google Patents

... BEHAVIORAL MODEL U STATE ADVANCE **SIMULATOR** TO POINT ... present invention relates generally to **verification** methods for ... been developed to increase **processor** speeds ...

[Cited by 9](#) - [Related articles](#) - [Web Search](#) - [All 3 versions](#)

A study on logic design and architecture simulator design of a new on-chip multiprocessor

WJ Hahn, K Park, SH Choi, SH Yoon - TENCON 99. Proceedings of the IEEE Region 10 Conference, 1999 - [ieeexplore.ieee.org](#)

... including 16Kbytes on-chip cache for each general **processor**. ... Figure 3. **Verification**

Model As shown in Figure 3, we built the **simulation** model by adding ...

[Related articles](#) - [Web Search](#) - [All 2 versions](#)

[BOOK] ATUM: a new technique for capturing address traces using microcode

A Agarwal, RL Sites, M Horowitz - 1986 - IEEE Computer Society Press Los Alamitos, CA, USA

[Cited by 209](#) - [Related articles](#) - [Web Search](#) - [Library Search](#) - [All 6 versions](#)

AE32000: an embedded microprocessor core

HC Oh, HG Kim, HS Jung, JW Lee, BJ Kim, JY Jung, ... - ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE ..., 2000 - [ieeexplore.ieee.org](#)

... as SPEC is used by workstation-**processor** vendors. ... LM.Noack., " I'm Done **Simulation**;

Now What ... **Verification** Coverage Analysis and Correctness Checking of the ...

[Cited by 2](#) - [Related articles](#) - [Web Search](#) - [All 3 versions](#)

Key authors: [D Geist](#) - [A Agarwal](#) - [G Biran](#) - [T Arons](#) - [M Slavkin](#)

Google 


Result Page: [1](#) [2](#) [3](#) [4](#) [Next](#)

processor verification simulation me

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2008 Google

Web Images Maps News Shopping Gmail more ▼



Sign in

simulation memory file dump register verification coherency

Search

Advanced Search

Preferences

Web

Results 1 - 10 of about 3,480 for **simulation memory file dump register verification coherency**. (0.14 seconds)

1. Logical **verification** of the NVAX CPU chip design - Computer Design ...

model, a copy of **register file** contents to **memory**). At Finally, the **memory dump**. area **file** from the **simulation** was compared ...

ieeexplore.ieee.org/iel2/442/6840/00276276.pdf?arnumber=276276 - [Similar pages](#)

2. I'm Done Simulating; Now What? **Verification** Coverage Analysis and ...

Cache **Coherency** Checkers. 9%. Reference Model Comparison. **Register File** Trace Compare Fault **simulation** was not used for functional **verification** of the ...

ieeexplore.ieee.org/iel3/3826/11178/00545595.pdf?arnumber=545595 - [Similar pages](#)

by M Kantrowitz - 1996 - [Cited by 94](#) - [Related articles](#) - [All 5 versions](#)

[More results from ieeexplore.ieee.org »](#)

3. **Verification** of the UltraSPARCTM Microprocessor

during a regression, the value change **dump file**, along. with **simulation** logs, would be **memory** arrays (caches, **register files**, etc.> were imple- ...

doi.ieeeecomputersociety.org/10.1109/CMPCON.1995.512422 - [Similar pages](#)

by S Mehta - 1995 - [Cited by 13](#) - [Related articles](#)

4. [PDF] "ESP-CV not only gave us the capacity to verify large **memory** ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

severe limitations on complete **verification** of a custom **memory** ... structures, **register files** and some custom datapath designs. Unlike. the **verification** ...

www.synopsys.com/products/esp/sun_ss.pdf - [Similar pages](#)

5. Whitepapers

Because they are unfamiliar with logic **simulation** and emulation tools, they pass **memory** image **files** to the **verification** engineers who run the test. ...

www.verisity.com/resources/whitepaper/hwswcoverification.html - 60k - [Cached](#) - [Similar pages](#)

6. THE ACM COMPUTING CLASSIFICATION SYSTEM Copyright 1995 by ...

... models **Simulation Verification** Worst-case analysis B.4.5 Reliability, hierarchies Swapping Virtual **memory** D.4.3 File Systems Management (E.5) ...

projects.csail.mit.edu/jacm/CR/1991/cr91.txt - 30k - [Cached](#) - [Similar pages](#)

7. [PDF] Feldstein SPARC-V9 **Simulator** Version 1.0 Software Requirements ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

verification may be performed at **simulation** time. Produces trace **files** of ... Run-time **coherency** monitor/protocol checker. 1.6.7.5.4.2 **Memory** and Cache ...

www.alanfeldstein.com/products/software/fss/Feldstein_SPARC-V9_Simulator_SRS.pdf - [Similar pages](#)

8. [Copyright 2007, by the Association for Computing Machinery, Inc ...](#)

(NEW) Protocol architecture (OSI model) (REVISED) Protocol **verification** Routing Segmentation** Storage hierarchies Swapping** Virtual **memory** D.4.3 **File** ...

www.acm.org/about/class/ccs98.txt - 48k - [Cached](#) - [Similar pages](#)

9. [Computing-Reviews-Klassifikation](#)

Performance Analysis and Design Aids **Simulation Verification** Worst-case Intelligence **Coherence** and coordination Languages and structures I.2.m. ...

www.informatik.uni-leipzig.de/websql.dir/biblio/CRKlassifikation.html - 44k - [Cached](#) - [Similar pages](#)

10. [General Literature General Biographies and Autobiographies ...](#)

Protocol Architecture (OSI model) Protocol **Verification** Routing Protocols ... Storage Hierarchies Swapping Virtual **Memory File** Systems Management It is ...

139.91.183.30:9090/PDF/VRP/Examples/ACM-CSS.rdf - 231k - [Cached](#) - [Similar pages](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

simulation memory file dump register verification coherency

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#) | [Try Google Experimental](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [Privacy](#) - [About Google](#)

Web Images Maps News Shopping Gmail more ▼



Sign in

simulation memory register content dump verification consistency model

Search

Advanced Search

Preferences



Results 1 - 10 of about 4,170 for **simulation memory register content dump verification consistency model**. (0.09 seconds)

1. Automatic Generation of High Performance Embedded **Memory Models** ...

embedded **memory models** used in RTLs) is designed. for **simulation** speed, and functional accuracy. **verification** tools to double-check the **consistency** of ...

ieeexplore.ieee.org/iel5/4022212/4022213/04022237.pdf?isnumber=4022213&prod=CNF&arnumber=4022237&arSt... - [Similar pages](#)
by J Bhadra - [Related articles](#) - [All 3 versions](#)

2. **Verification** Methodology Of Compatible Microprocessors - Design ...

... **register** values, micro-operations and. **memory content** on the screen. The designers eradicate ... comparing the two **models'** **consistency** and obviated the ...

ieeexplore.ieee.org/iel3/4762/13192/00600108.pdf?arnumber=600108 - [Similar pages](#)

by JS Yim - 1997 - [Cited by 6](#) - [Related articles](#)

[More results from ieeexplore.ieee.org ...](#)

3. [PDF] Design **Verification** Of Complex Microprocessors - Circuits and ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

CMV for the **verification** of C **model**. Co-**simulation** Environment. Polaris codes and **memory content** on the screen as shown. in Fig. 7. ...

vswww.kaist.ac.kr/~kyung/html/Paper/International%20Journal/IJ-45.pdf - [Similar pages](#)

by J Yim - 1921 - [Cited by 3](#) - [Related articles](#) - [All 7 versions](#)

4. [PDF] Design **Verification** Of Complex Microprocessors - Circuits and ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

the **verification** of C **model**. C. Reference **Model**. Co-**simulation** Environment **register** values, inicro-. codes and **memory content** on the screen ...

ics.kaist.ac.kr/ver3.0/intipapers/Design%20Verification%20of%20Complex%20Microprocess... - [Similar pages](#)

5. Accelerating system integration by enhancing hardware, firmware ...

The majority of **verification** tests ran on these **models**. The terms hardware/ firmware (HW/FW) co-**simulation** and VPO imply that this activity begins ...

www.research.ibm.com/journal/rd/483/schubert.html - 70k - [Cached](#) - [Similar pages](#)

by KD Schubert - 2004 - [Cited by 5](#) - [Related articles](#) - [All 5 versions](#)

6. Using Term Rewriting Systems to Design and Verify Processors

Thus, $rf[r]$ refers to the **content** of **register** r , and $rf[r := v]$ represents For example, elsewhere we have defined a new **memory model** and associated ...

doi.ieeeecomputersociety.org/10.1109/40.768501 - [Similar pages](#)

by XS Arvind - 1999 - [Cited by 15](#) - [Related articles](#)

7. [PDF] A "Flight Data Recorder" for Enabling Full-system Multiprocessor ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

default **memory model**, our **simulator** implements Sequen-. tial **Consistency** as a correct implement of TSO. We **model**. a MOSI

directory protocol, similar to that ...

www.cs.wisc.edu/multifacet/papers/isca03_flight_data_recorder.pdf - [Similar pages](#)

by M Xu - [Cited by 58](#) - [Related articles](#) - [All 19 versions](#)

8. [\[PDF\] Term-Level Verification of a Pipelined CISC Microprocessor](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

from HCL to C to construct **simulation models** of the two processors, (C) requires **register consistency** within each stage as well as that ret ...

www.cs.cmu.edu/~bryant/pubdir/CMU-CS-05-195.pdf - [Similar pages](#)

by RE Bryant - [Cited by 2](#) - [Related articles](#) - [All 4 versions](#)

9. [Method and apparatus for creating a multiprocessor verification ...](#)

The **simulation models** usually include one or more various subsystems, The system state may include the **register** contents, cache and **memory** contents ...

www.freepatentsonline.com/5740353.html - [Similar pages](#)

by JT Kreulen - 1998 - [Cited by 18](#) - [Related articles](#) - [All 3 versions](#)

10. [Instruction-Set Simulation and Tracing](#)

More modular hardware **simulator** interfaces that simplify the process of adding new processor, **memory** system, and device **models**. ...

xsim.com/bib/index1.d/index.html.gz - 311k - [Cached](#) - [Similar pages](#)

[1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

simulation memory register content dump verification consistency model

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#) | [Try Google Experimental](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [Privacy](#) - [About Google](#)